Abstract-The effects of fluorine on the hot-carrier induced degradation in low-thermal-budget polysilicon-emitter NPN bipolar transistors have been examined. Forward Gummel plots, base-emitter (BE) diode characteristics, and stress currents were measured during reverse BE bias stress. Fluorinated devices behave similarly under stress to nonfluorinated devices retaining the initial improvement observed in the forward-bias base current, which is due to suppression of recombination in the BE junction depletion regions at the oxide/silicon interface. The benefits of fluorination, and particularly the reduction in base current in fluorinated devices, appear to be robust-that is, there is no evidence that the defects passivated by fluorine are reactivated during stressing, or that fluorination introduces additional defects that are activated under stressing.
The effects of fluorine on the reliability of bipolar transistors (e.g., BJTs and HBTs) are not well documented. Recent interest in the impact of fluorine in silicon-based transistors has been mainly focused on two related beneficial effects of fluorine implantation into the polysilicon emitters [9] - [14] : 1) enhancement in break-up of the interfacial oxide layer at a lower temperature; and 2) suppression of recombination in the BE junction depletion regions through passivation of surface states at the oxide/silicon interface. It is the second effect that prompted us to investigate whether fluorination leads to improved resistance to hot-carrier stressing, or whether the initial improvement is lost. Here, we present data of the hot-carrier stressing of polysilicon-emitter NPN BJTs implanted with fluorine, and compare them with nonimplanted devices.
II. DEVICE AND EXPERIMENTAL DETAILS
The devices studied in this paper are self-aligned NPN BJTs with polysilicon emitters, fabricated in a simple conventional procedure [9] , [12] , [13] . The base and low-doped emitter (LDE) were produced by implanting boron and phosphorus, respectively, into (100) Czochralski n-on-n + epitaxial silicon wafers through an 80 nm screen oxide formed by a thermal oxidation in dry O2 at 1100 C. The phosphorus was implanted through an emitter window (EW) in photoresist. After the implant the screen oxide in the EW was removed, and the surrounding screen oxide remained as the isolation oxide at the emitter perimeter. Immediately prior to polysilicon emitter deposition, the wafers were subjected to an HF interface treatment, which leads to a surface oxide layer of 4 Å thick, and then nominally 200 nm polysilicon was deposited at 610 C. Fluorine was then implanted at 30 keV in two stages to give two different doses, 1 2 10 15 cm 02 and 5 2 10 15 cm 02 , in opposite quarters of each wafer. Wafers were subjected to an interface anneal for 30 s at 950 C following 600 nm LPCVD oxide deposition at 400 C. The polysilicon emitter was completed by implanting with arsenic, and then performing an emitter drive-in at 900 C for 30 s. The EW is 6 2 6 m 2 in all the devices reported here. The devices available have various sizes of contact window (CW) to the emitter (4 2 4-12 2 12 m 2 ). Fig. 1 shows a schematic cross section of the polysilicon emitter.
An HP 4155 Semiconductor Parameter Analyzer was used for device characterization, and also for hot-carrier stressing. The devices, fluorine implanted or not, were subjected to a constant reverse-bias BE voltage stress at room temperature with the collector open. During a stress period, the stress current was continuously monitored to integrate the accumulated stress charge passing through the BE junction. This stress was interrupted periodically for measurements, which included forward Gummel plots and BE diode characteristics. III. RESULTS Fig. 2 shows typical I-V characteristics of the BE junction at room temperature for a nonfluorinated Si BJT device. The reverse characteristics were measured by extending the reverse-bias limit successively from 03 to 010 V. There is a strong field dependent leakage current in the reverse-bias regime; the avalanche breakdown occurs at approximately 09 V. As each curve is measured, the device appears to be stressed enough during the sweep that the current at a given bias is increased on the subsequent curve. This increase is most noticeable in reverse-bias.
For both nonfluorinated and fluorinated devices, little degradation in device characteristics was observed after stressing at lower than 06 V for up to 3 2 10 4 s, due to the low reverse BE leakage currents.
These currents are low because of the relatively large device dimensions and low doping levels in the base (10   17   10 18 cm 03 ), leading to lower perimeter electric fields than found in state-of-the-art small emitter Si BJTs. A higher reverse-bias voltage of 08 V was, therefore, applied for the hot-carrier stressing studies. Fig. 3 shows typical Gummel plot variations during reverse bias stressing at 08 V for a nonfluorinated Si BJT device. With increasing stress time, the base current, particularly in the low-bias region, in- creases considerably, whereas the collector current is not affected. This gives rise to a drop in the current gain at low currents (see the inset), consistent with previous reports [15] . The BE diode characteristics were also degraded by this long-term stressing. The reverse leakage current increases with increasing stress time, similar to the changes in reverse bias shown in Fig. 2 . Moreover, the forward leakage current increases too, as is normally observed [15] . Significant increases occur at low reverse-and forward-bias. Since the stress current varies during the constant reverse-bias voltage stressing, the accumulated stress charge Q ST rather than time was used as a measure of stress progression, for comparison of the devices with and without fluorine. are lower than those of nonfluorinated devices. This improvement in I B due to the reduced nonideal base current component was reported for a larger number of samples in [12] , [13] than studied here, and was attributed to suppression of recombination in the BE junction depletion regions at the oxide/silicon interface [9] - [14] . This suppression of IB by fluorine incorporation leads to improved gain, as shown in Fig. 6 .
In all cases IB begins to increase for QST in the range of 10 2 C to 10 4 C, whether the device is fluorinated or not, and then degrades at roughly the same rate with QST (>10 4 C). There is no evidence that IB degrades earlier or more in fluorinated devices than in nonfluorinated ones.
IV. DISCUSSION
Hot-carrier stressing can cause degradation in BJT characteristics by at least two mechanisms [2] . First, it can break weak interface bonds to create defects Nit that provide sites for recombination or for trap-assisted tunneling. Second, stressing can inject charge into the oxide surrounding the BE junction, and this charge build-up can modify the depletion region, changing both the field and depletion width [16] . Oxide charge build-up is negligible for low values of Q ST in tunneling regime stress [17] , whereas the degradation is driven by generation of fast interface traps. Only for a large amount of Q ST , or in avalanche regime stress, are the capture cross sections larger and the average energy of hot carriers higher. This can lead to significant positive charge trapping into the oxide close to the silicon interface. Consequently, it seems unlikely that changes in the field due to charge trapping are enough to account for an increase in the stress current I ST by several orders of magnitude within low Q ST (10 4 C), so it is likely that trap-assisted tunneling dominates IST [18] , [19] . For the low-bias base current in the Gummel plot, it likely results from Shockley-Read-Hall (SRH) recombination in the depletion region via trap states. The defects responsible for increasing IST and IB are often attributed to be located at the oxide/silicon interface, where the stress is expected to produce damage [2] .
The stress current I ST varies during stress progression differently than the changes in I B . With increasing Q ST , I ST increases, then saturates, while IB does not saturate up to the maximum QST measured. The difference in the behaviors of I ST and I B implies that the defects involved in determining I ST may be not the same defects as those involved in determining IB. The other possibility is that after IST reaches saturation for Q ST > 5 2 10 3 C, the charge trapping becomes appreciable so that the surface potential S is raised significantly, leading to further increase in IB that is a function of both Nit and S [2] . First, stressing could remove the benefits of fluorine, reducing I BF before stressing to I 0 BF after stressing. For instance, some Si-F bonds resulting from the defects passivated by F may be strained and weakened due to poor fluorine microstructure, such as a clustered fluorine phase. These strained Si-F bonds might be unstable under stressing. Second, fluorination can change the resistance of the device to stressing, making I 0 BS either smaller or larger than IBS. Since only a small fraction (1 : 100) of the incorporated fluorine play a role of terminating the silicon dangling bonds (also known as P b centers) at the SiO2/Si interface [20] , the rest of the fluorine can passivate other defects (e.g., hydrogen-related sites and oxygen vacancies) and relax the strain at the oxide/silicon interface through breaking weak or strained bonds to form much stronger Si-F bonds with different configurations [5] . This consequently could result in lower densities of both the interface traps and their precursors, and hence, improved hot-carrier resistance for appropriately fluorinated devices (i.e., I 0 BS < IBS). However, when excess fluorine is incorporated, the device reliability is expected to get worse again (I 0 BS > IBS) due to too many nonbridging oxygen bonds and poor fluorine microstructure created [5] , which is known to be harmful to the oxide reliability. pears that fluorination at the levels used does not improve the resistance to stressing in the devices studied here, but neither does it make the devices degrade more easily under stressing.
In summary, it appears that the defects passivated by fluorine are not reactivated under electrical stressing. The fluorine incorporation in our devices seems not to introduce additional defects that are activated under stressing, indicating no adverse effect is imposed by fluorination on device reliability. Detailed measurements on devices with smaller emitters and high base doping levels are required to confirm whether the advantages of fluorine would extend to state-of-the-art devices with emitter widths <1 m and base doping over 10 19 cm 03 . Furthermore, we suspect that the lack of improved resistance to hot-carrier stressing in fluorinated BJT devices is related to the fluorine microstructure and distribution at the silicon/oxide interface.
